

Quiz (Week 12)

- Due Nov 25 at 11:59pm
- Points 4
- Questions 4
- Available Nov 22 at 12am - Nov 25 at 11:59pm
- Time Limit None
- Allowed Attempts Unlimited

This quiz was locked Nov 25 at 11:59pm.

Attempt History

	Attempt	Time	Score
LATEST	Attempt 1	24 minutes	4 out of 4

Score for this attempt: 4 out of 4

Submitted Nov 25 at 10:13pm

This attempt took 24 minutes.



Question 1

1 / 1 pts

The goal of **cache coherence** is to enforce **both** of the following:

- : At any moment in time, only one processor can modify a memory location, and all processors agree on who it is.
- : Any processors that read the memory location immediately after a modification must observe the new value.

Answer 1:

Correct!

Write Serialization

Write Propagation

Answer 2:

Write Serialization

Correct!

Write Propagation



Question 2

1 / 1 pts

Cache coherence protocols generally operate at what **granularity** of memory?

☐ Word

☐ Page

Correct!

☒ Block

☐ Byte



Question 3

1 / 1 pts

The MI coherence protocol has **less states** than the MSI coherence protocol.

Correct!

☒ True

☐ False



Question 4

1 / 1 pts

When enforcing **memory consistency**, using a **lfence** ensures that all prior loads in a thread (in program order) must be globally acknowledged before proceeding.

Answer 1:

Correct!

loads

loads and stores

stores

Quiz Score: 4 out of 4